Abstract-Attempts are underway to construct a retinal prosthesis to recover limited vision for blind patients with retinitis pigmentosa using implantable electronic devices. These microchips provide electrical stimulation to damaged retinal tissues using an array of stimulus circuits. This paper describes improvements to conventional circuit designs with significantly decreased implementation area and the ability to support arbitrary stimulus waveforms where an array of such stimulus circuits is required. This yields greater spatial resolution in stimulation owing to more stimulus circuits per chip area. Also introduced are digital-to-analog converter gain prescalar and dc-offset circuits which tune the stimulus circuits to an optimally effective range due to variation in retinal degradation. The prototype chip was fabricated by MOSIS in 1.2-m CMOS technology.
multiple phosphenes which convey an image when viewed collectively. Patients have been able to recognize alphabetic characters and other simple patterns when stimulated by a small array (e.g., 3 3 or 5 5) of retinal electrodes. This opens the possibility of an electronic prosthesis to bypass the defective photoreceptors. Several studies have investigated the effectiveness of low-resolution vision [5] , [6] . Results from [7] indicate that larger electrode size/spacing increases the difficulty in detecting facial features. Images of only two gray levels are insufficient for resolving facial detail. A reduction in electrode count from 25 25 to 16 16 requires more manual "scanning" across the scene to offset "tunnel vision." This was exacerbated when increasing the pixel dropout percentage. Based on these insights, innovative circuit topologies yielding greater spatial or intensity resolution through reduced circuit area would be valuable to visual prostheses. Furthermore, differing degrees of retinal degeneration among patients requires various forms of stimulation patterns.
Numerous stimulators designed for visual prostheses [8] [9] [10] use current-mode digital-to-analog converters (DACs) which switch currents weighted in powers of two. Although this does not provide linearity as good as with "thermometer-coded" DACs [11] and requires the same amount of analog circuitry [12] , the binary-weighted DAC requires no decoding of the digital input, justifying its popularity in implantable devices where area is a premium. The major disadvantage of both DACs for implantable stimulators is an implementation area which grows exponentially with resolution.
In [13] , a DAC implementation is reported with circuit area reduced to 0.01 mm in 1.2 m for 5-bit resolution in which device widths and lengths are varied together to achieve a power-of-two current weighting. Since tracking performance between transistors in current mirrors can suffer from variation, process variation in device geometry, or from channel length modulation [14] , this approach may lead to nonmonotonicity in the DAC transfer function. The multibias DAC offers an alternative where devices of fixed width and length are used in a low-area topology while retaining low integral nonlinearity (INL) and differential nonlinearity (DNL). INL is a measure of deviation of the actual transfer function from a straight line whereas DNL is a measure of deviation of the actual least significant bit (LSB) step size from the ideal step size. The circuit area scales linearly versus number of bits instead of exponentially, yielding more stimulus circuits per chip area and thus, greater stimulus resolution. This paper is organized into six sections. Section II introduces the novel multibias concept and how this leads to a lower implementation area over conventional stimulus circuits. Section III discusses circuit implementation. Section IV provides experimental measurements and additional insights from circuit simulation. Section V covers improvements and design enhancements in future revisions, with concluding remarks in Section VI.
II. PROPOSED IMPROVEMENT: MULTIBIAS DAC
Currents in the binary-weighted DAC derive from a shared field effect transistor (FET) gate bias which is produced in a single reference branch. This is distributed across the DAC branches to reproduce the output currents. The power-of-two weighting of the branch currents is controlled using device geometries, defined as , for (neglecting channel length modulation). For an -bit DAC of simple current mirrors, this requires transistors of size . The modification developed for the multibias DAC is to replace the single FET gate bias, with multiple gate biases ( ), with transistors all sized at instead of transistors. Then, the drain currents for the -bit DAC become . This new technique is referred to as the multibias DAC, because each DAC branch uses an independent FET gate bias. Hence, relative currents are controlled by gate bias rather than by geometry. This permits each branch to use identically sized devices, which is the key to area reduction while preserving device tracking, as shown in Fig. 1(a) for an 8-bit DAC. The biases are generated using currents drawn through diode connected FETs with the aid of a conventional binary-weighted DAC, as shown in Fig. 1(b) . Although this second DAC would appear to impart a high area penalty, it is instantiated only once per chip to service a much larger array of reduced area stimulus circuits based on the multibias concept. The bias voltages -are, therefore, generated centrally and distributed to all of the DACs throughout the stimulator.
III. CIRCUIT IMPLEMENTATION

A. Architecture
The architecture of the prototype chip for the proposed stimulus circuit is shown in Fig. 2 . It is programmed serially using digital clock and data input pins. The chip processes a configuration packet and a stimulus data packet. Digital data is shifted into a 15-bit first-in-first-out (FIFO) shift register -on each clock cycle and is then latched into either a 15-bit configuration data register using the load-config input or else into an 11-bit stimulus data register using the load-DAC input. Bits -tune the adjustable resistance in the current reference circuit (or select an off-chip using ), bits -program the current gain prescalar (discussed in Section III-E1), bits -program the multibias dc-offset DAC (discussed in Section III-E2), and bits -of the stimulus data register program the 8-bit multibias stimulus DAC (discussed in Section III-B). The current outputs from the stimulus DAC and the dc-offset DAC are summed and passed into the biphasic current output amplifier. Bits and determine current steering within the output amplifier (discussed in Section III-D), to produce either an anodic or cathodic current pulse.
B. 8-Bit Wide-Swing Cascoded Multibias DAC
INL and DNL in the transfer characteristic of the multibias DAC are sensitive to correctly scaled currents in the DAC branches. Each branch current associated with a digital input bit should be twice the magnitude of branch current . Therefore, we have investigated the performance of a wide-swing cascoded form of the multibias DAC, as shown in Fig. 3 . This structure provides increased output impedance for improved branch current tracking, while requiring only one additional cascode bias to be distributed to the DACs. 
C. Multibias Generator
The multibias generator, shown in Fig. 4 , is a centrally located circuit which produces gate bias potentials for all the multibias DACs. It is analogous to Fig. 1(b) with the exception that the devices are now wide-swing cascoded. The bias voltages of and , as well as from Fig. 5 , are produced in a tunable current reference circuit based on the type from our prior stimulator IC design [10] , with the addition of a digitally adjustable biasing resistance to tune the reference current. The bias voltage of derives from the gain prescalar from Fig. 6 , which in turns uses from the current reference circuit. NFETs -and -in Fig. 4 form the wide-swing cascoded weighted DAC which mirrors this reference current in binary-weighted fractional increments. The resulting current-source bias potentials along with the cascode bias form the set of biases which are distributed to the multibias stimulus DACs.
D. Biphasic Output Current Amplifier
The current from the multibias DAC is passed into a biphasic current amplifier, which acts as an output stage to drive the tissue impedance. It is detailed in Fig. 5 . The current from the DAC is passed into NFETs and , which form the reference branch of a wide swing cascode mirror formed with and (for producing the anodic pulse) and with and (for producing the cathodic pulse). Output stage FETs , and are 30 times wider in order to mirror the multibias DAC up to full-scale level of 400 A [4] . Logic signals and control complementary switches to enable or disable the anodic ( -) and cathodic currents currents, respectively. As this output stage is intended for our epi-retinal prosthesis [10] , the combined electrode/retina impedance is modeled with the load resistance . Although the value of this load varies with geometry of the electrode, extent of retinal degeneration, and frequency of stimulation, impedances on the order of 10 k have be observed experimentally [3] . Wide-swing cascode current mirrors are used in the output stage to achieve maximum output current per supply voltage while maintaining FET operation in the saturation region [12] .
E. Gain/Offset Scaling of Stimulus Currents
Generally, more advanced retinal degradation is accompanied by a greater stimulation threshold requiring a minimum current to elicit perception. Moreover, sensitivity in perception to brightness variation should saturate at some current amplitude with no change in perception from increased stimulus currents. The prototype IC implements a gain prescalar and a dc-offset DAC which produce a current gain and offset to define and . These establish the operating range of the the 8-bit multibias DAC such that from the output amplifier. This prevents the loss of stimulus resolution over the domain of excitation currents which are effective for eliciting perception, and thus, provides greater flexibility for device optimization compared with our previous IC design [10] .
1) Programmable Current Gain Prescalar:
The gain prescalar circuit, shown in Fig. 6 , allows the master reference current to be scaled from 1/16th to 100% of its nominal value with 4-bit linear resolution. A copy of the reference current is reproduced from biases and in NFETs and , which is passed to the wide-swing cascoded reference branch of and . This current is fractionally mirrored into the binary-weighted branches of -, thus implementing a 4-bit conventional wide-swing cascoded current-mode DAC. The complementary switches controlled by -enable the DAC branches by switching the gate potential of the current source PFETs ( , and ) to either the bias voltage from the reference branch (ON state) or to (OFF state). The unswitched branch of and prevents a gain of zero such that -does not yield zero current. Selected current from the prescalar DAC is passed to NFETs and and then mirrored into the multibias generator, to supply bias potentials for the stimulus DACs. The prescalar current programmed by -establishes a full-scale current over which the multibias DAC exercises its 8-bit resolution using bits -. The gain prescalar is implemented only once on the chip to establish a global shared current gain for all of the multibias stimulus circuits on chip.
2) Programmable Multibias DC-Offset DAC: The offset DAC, shown in Fig. 7 , provides the minimum current of by implementing a 4-bit current-mode DAC which again scales the master reference current from zero to its nominal value. The dc-offset DAC is contained in each stimulus circuit. Accordingly, it is implemented using the proposed multibias concept to reduce area. Accordingly, it taps gate bias voltages from the central multibias generator. The DAC is implemented with PFETs -equally sized, which implement wide-swing cascoded current mirrors in the same manner as in the multibias stimulus DAC. Bits -control complementary switches to enable or disable the DAC branches. The selected current is connected in parallel with the current from the 8-bit multibias stimulus DAC, summing the two currents into the load (recall from Fig. 5 ).
IV. MEASURED RESULTS
The prototype chip was fabricated in 1.2-m CMOS with a die size of 2.2 mm 2.2 mm. Measurements are taken of the circuit's output current delivered to the load resistance, k , as shown in Fig. 5 . An important design criteria in circuits for bioimplantable neurostimulators is that biphasic currents be charge balanced in order to protect the electrodes. Therefore, the performance of the new multibias DAC in Fig. 3 and the output amplifier of Fig. 5 is characterized in terms of linearity, and accuracy (or tracking). Power-supply sensitivity is measured due to anticipated transient disruptions in supply levels if powered from a wireless telemetry link where relative motion between coils can occur. Power consumption and output impedance are also assessed.
A. Gain Prescalar Measurement
In measuring the performance of the gain prescalar, the current reference circuit is tuned to yield of 400 A. Sixteen separate measurements were taken, one for each setting of the 4-bit prescalar circuit. For each gain setting, the digital input to the 8-bit multibias stimulus DAC was swept from 00(hex) to FF(hex). This produces a stimulus current in ranging from zero to the maximum value determined by prescalar current , with a full-scale expected anodic and cathodic current of 400 A. The dc-offset DAC of Fig. 7 was set toduring these measurements. The experimental measurements overlayed and shown in Fig. 8 indicate that the gain prescalar can effectively vary the full-scale value.
B. DC-Offset Measurement
In measuring the performance of the dc-offset DAC, sixteen separate measurements are again taken for each selectable offset level. For each setting, the digital input to the 8-bit multibias stimulus DAC is swept from 00(hex) to FF(hex). This yields a stimulation current in ranging from a minimum value established by the dc-offset DAC to a maximum value determined by the prescalar current , with a full-scale expected anodic and cathodic current of 400 A. At V load current much beyond 400 A will force PFETs -of the biphasic amplifier into the linear region and will clip the output current. This is evident in the curves of Fig. 9 , where the gain prescalar is programmed at a setting of (binary), corresponding to a full-scale load current of approximately 260 A. For this setting, a dc-offset programmed setting near (binary) and beyond will lead to clipping. In practice, the gain prescalar and offset DAC would together be programmed to implement and current limits within the drive capabilities of the stimulus circuits. The experimental measurements shown in Fig. 9 indicated that the multibias dc-offset DAC wired in parallel with the stimulus DAC can effectively establish to conserve resolution in the stimulus DAC.
C. Linearity
Linearity in the DAC's transfer characteristic is useful for characterizing the effectiveness of tissue stimulation as a function of current amplitude. Thus, we measure the INL and DNL errors in the currents delivered to . INL is measured with respect to a straight line connecting the endpoints. That is, , for where , for bits. DNL is measured as the ratio of the actual step size to the nominal step size. That is, , for . Accordingly, the error in the anodic and cathodic currents is shown in Fig. 10(a) and (b) . Maximum error is 3.11 LSB and 1.59 LSB, respectively. The DNL error in the anodic and cathodic currents is shown in Fig. 10(c) and (d), for which maximum errors are 2.15 LSB and 2.11 LSB, respectively. This renders the 8-bit DAC to six bits of accuracy. Circuit simulations show that the multibias DAC concept is susceptible to DNL errors. We discovered that the reference currents in FETs -in the multibias generator (Fig. 4) and the mirrored currents in FETs -of the multibias DAC (Fig. 3) did not match precisely, but were instead mirrored to the DAC with positive offsets which became progressively larger for the higher order bits. The source of these offsets is related to the difference in output impedance between FETs -in the multibias generator and FETs and in biphasic amplifier into which the multibias DAC delivers its current . As the widths of -increase from to , the discrepancy in mirrored current increases. When stepping through the DAC digital input in a binary fashion, these current offsets lead to negative DNL errors at each major bit transition . In order to achieve these measurements in spite of the inherent nonmonotonicty in the wide-swing form of the multibias DAC, it was necessary to increase the widths of and to and and to in the multibias generator (Fig. 4) with identical changes to , and in the multibias DAC (Fig. 3) . This is estimated to increase the implementation area by approximately 10% of the what it otherwise would be if all FETs were sized at . Although not fabricated on the test chip, we subsequently discovered that a fully cascoded form of the multibias generator and DAC, shown in Fig. 11 , is more immune to these nonmonotonicities because of the higher output impedance of this circuit structure. It, therefore, produces negligible offsets in the mirrored currents yielding improved INL and DNL without the need to extend device sized in the high order bits. Circuit simulation yields curves similar to those in Fig. 10 with lower maximum INL errors of 1.31 LSB and 0.45 LSB for the anodic and cathodic currents, respectively, and reduced maximum DNL errors of 0.55 LSB for both currents. This improvement in INL and DNL comes at the expense of a greater number of bias potentials which must be distributed to the DACs (eight current source biases plus eight cascode biases, for a total of 16 per DAC for 8-bit resolution).
D. Accuracy
We measure the accuracy in terms of the tracking between the anodic and cathodic currents. Fig. 12 provides the current amplitude of the two currents delivered into for a full-scale value of 400 A at V. The increase of to V was determined experimentally to keep the pMOS mirrors from entering the linear region. The measurement shows that the anodic current is less by an amount equal to 14.56 LSB at -FF or 5.74% with respect to the cathodic current. The charge imbalance on electrodes due to this mismatch could be depleted with a charge cancellation or shorting circuit in the output stage briefly connecting to the ground return potential [10] .
E. Power-Supply Sensitivity
When a neurostimulator is powered inductively, relative movement between exterior and interior coils will cause a modulation of the dc supplies to the chip. To characterize the sensitivity to this, we measured the anodic and cathodic currents for V V and V V. Results in Fig. 13 show good supply immunity for full-scale current amplitudes in of 200 and 400 A, with 2.5 A V measured for the 400-A anodic current. 
F. Power Consumption
The multibias DAC claims to provide area improvements over the conventional binary-weighted DAC. Therefore, power consumptions associated with these two topologies are compared. Unfortunately, the binary-weighted DAC was not fabricated on our prototype chip. Furthermore, the circuits stages do not use isolated power-supply pins which would facilitate the analysis of an experimental measurement of the power consumption to be made on the prototype chip. Therefore, we have used circuit simulation for comparison of the power consumption of these two DAC structures. A sequence of 100 biphasic pulses of random amplitude at 100-Hz repetition rate was instructed, in which the anodic and cathodic amplitudes were equal and pulse widths were 2 ms. Full-scale current was 400 A. By generating such a sequence in this way, the effect of switching the gate capacitances was included. Over the duration of this sequence, the binary weighted yields an average power of 26.70 W while the multibias DAC yields a slight improvement of 26.67 W. This difference is accounted for by the reduced gate capacitance of the multibias DAC. The biphasic output stage itself is the same in both cases and has an average power consumption of 217.32 W for a total of 244 W.
G. Output Impedance
The current output of the multibias DAC on the prototype chip is not accessible off chip, but instead passes directly into the biphasic output stage. Therefore, we have used circuit simulation to assess the output impedance, voltage swing, and current limitations of the variations in multibias DAC topology. The -characteristic of the wide-swing cascoded topology which was implemented on the prototype chip is shown in Fig. 14 when  biased to several values of current. The bold curve represents the -trajectory followed by the DAC as it proceeds from a 00(hex) to FF(hex) with a full-scale current of 13.33 A, which gives the targeted 400-A stimulus current after gain in the output stage. An output impedance of 16.45 M was determined at 13.33 A, which remains greater than 16 M for a voltage headroom as low as 2.46 V. The family of -curves for the fully cascoded implementation is shown in Fig. 15 . These curves indicate a higher output impedance of 21.76 M at 13.33 A, which remains greater than 20 M for a voltage headroom as low as 2.48 V.
The wide-swing cascoded topology is expected to allow for a lower voltage headroom while allowing the devices to remain in saturation. This was not evident by comparing Figs. 14 and 15 where both topologies appear to have approximately the same minimum headroom of about 2.5 V. We determined that the wide-swing cascoded topology is not optimally biased from a single cascode bias potential, ws pbias. Instead, each of the eight branches of the multibias generator needs an independent cascode bias ws pbias for . In this case, the minimum allowable headroom for the DAC decreases to about 1 V. The output impedance at 13.33 A is 9.22 M and remains greater than 4.26 M down to 1 V. This additional requirement of independent cascode biases defeats the sole advantage of the wide-swing cascoded topology, which was to reduce the number of bias potentials needed to use large numbers of multibias DAC on stimulator ICs. The reduced headroom accompanying a wide-swing topology is not really necessary since the current level is so low (13.33 A) in lieu of the gain in the output stage. Ultimately, the fully cascoded topology becomes the best choice for the multibias DAC since its high output impedance most effectively minimizes nonmonotonicities in the DAC staircase transfer function. Both the wide-swing cascoded (as implemented) and the fully cascoded topologies provide up to 36 A of current while remaining in saturation. Accordingly, when sourcing the nominal full-scale current of 13.33 A, the preferred fully cascoded implementation would have about 1 V of additional headroom.
A graph of the experimental measurement of anodic and cathodic stimulus current amplitude versus the voltage across the biphasic output stage is shown in Fig. 16 . Each point corresponds to a unique resistive load applied to the circuit. From a least squares linear fit to this data, the output impedance of the anodic (pMOS) and cathodic (nMOS) circuitry of the output stage was determined to be 236 and 443 k , respectively. This is lower than would be desired for a current source. The slope of the versus curves in the saturation region (owing to channel length modulation) increases for progressively higher values of (i.e., the biased drain current). In these measurements, the circuits are biased to deliver the maximum nominal stimulus current of 400 A, which yields a much lower output impedance than would be encountered at lower current levels. The output impedance could be improved by replacing the wideswing cascoded output stage with a fully cascoded stage, but would require higher supply voltages and would worsen power consumption for a stimulator IC using this circuit. The impact of channel length modulation could be "softened" with longer channel devices (thereby improving the output impedance). But, unless the ratio is maintained by widening the devices accordingly, the voltage swing benefit of the wide-swing mirrors is compromised. Therefore, in light of the competing constraints of chip area (which the multibias DAC was designed to enhance) and of power consumption, the lower output impedance of the output stage is tolerated in the biostimulator application.
H. Sensitivity of Bias Voltages to Noise
A sensitivity analysis of multibias DAC branch currents to bias noise is summarized in Table I . These branch currents correspond to -as annotated on the fully cascoded multibias DAC of Fig. 11 . In this study, the branch currents were simulated with 10 mV of dc noise offset from the nominal values of the eight current-source bias potentials, -of PFETs -, and the eight cascode bias potentials -of PFETs -. As expected, the noise on biases -imparts greater current disturbance than noise on biases -. Furthermore, the lower significant bits exhibit more sensitivity expressed in percent difference. However, in spite of a lower sensitivity to noise in the higher order bits, as the nominal currents increase by factors of two, the 10 mV of bias noise results in a larger absolution deviation in the current. If routing resources allow, a better solution would provide grounded shielding for all sixteen bias potentials. If a compromise must be made, then shielding preference should be given to the current source biases, -, owing to their greater sensitivity to noise. 
I. Area Reduction
A summary of the experimental measurements and simulations results is provided in Table II . A die photograph of the prototype chip is shown in Fig. 17 . The die measures 2.2 mm 2.2 mm and was fabricated in the AMI 1.2-m CMOS process through MOSIS. The area occupied on the chip by the 8-bit multibias generator is 0.177 mm , which while appearing significant is incurred only once per chip to service an array of multibias DACs. The binary-weighted DAC employed within the multibias generator occupies an area of 0.107 mm . The multibias DAC, on the other hand, consumes 0.0265 mm , for a savings of 75% compared with the conventional binary current-weighted DAC, with potentially higher savings from tighter layout in more advanced IC processes having more than two metal layers for routing the bias potentials, as was available in AMI 1.2-m CMOS. In AMI 1.2-m CMOS, the fully cascoded multibias DAC topology is estimated to require about 25% more area that the wide-swing cascoded topology, owing to the routing overhead of the additional bias potentials.
V. IMPROVEMENTS AND DESIGN ENHANCEMENTS
One concern of the multibias concept to reduce area regards the impact of noise on the bias voltages. Future implant ICs will contain arrays of hundreds of stimulator circuits, with the bias potentials of the multibias DACs distributed across the chip from the central multibias generator. Two foreseeable sources of noise exist. Our recent stimulator devices [10] are mixed-signal designs with digital clocks and data distributed throughout the chip alongside analog dc bias potentials with capacitively coupled noise. In the AMI 1.2-m process with its two metal layers, there is limited routability to protect the bias potentials from noise on adjacent interconnect and from noise injected into the substrate. In more advanced IC processes with more metal layers, all of the multibias potentials can be collected into a common group with grounded interconnect on either side of the group and grounded metal shield planes above and below the group [15] . However, when the complementary switches in the multibias DACs toggle state, clock feedthrough noise can couple onto the multibias interconnect and affect other multibias DACs sharing those biases. Replacing these switches with single FET pass gates in series with the branch current will remove clock feedthrough noise onto the bias voltages, albeit at the cost of higher necessary to keep the DAC FETs saturated. In this configuration, the unswitched bias potentials connect directly to the FET gate terminals and provide additional noise immunity in that the biases are "buffered" by the combined gate capacitances of all the multibias DACs. Noise associated with series switching of the branch current should not be problematic as it relates to electrical stimulation in our retinal prosthesis. Since the time scale of this noise is much shorter than the stimulus pulse widths needed for ganglion cell excitation [5] , [16] and is shorter than the refractory times of the neurons/cells [17] , it is not expected to elicit perceptual artifacts.
VI. CONCLUSION
We have introduced key improvements to the stimulus circuit used in our existing retinal stimulator designs. The gain prescalar and dc-offset circuits allowed the stimulus circuits to be tuned to compensate for variations in retinal degradation per patient. In additional, a novel modification to the conventional binary-weighted current-mode DAC based on distributed multiple bias potentials was presented to significantly reduce implementation area. Measured INL and DNL of 3.11 and 2.15, respectively, were obtained with even better metrics expected from the fully cascoded topology. Anodic and cathodic current tracking within 5.74% was experimentally measured with good supply insensitivity of 2.5 A V recorded. The multibias approach significantly decreases the circuit area compared with the conventional DAC structure, resulting in a linear instead of exponential increase in area versus resolution. Transistor counts are reduced from
FETs for an -bit conventional binary-weighted DAC using cascoded mirrors to FETs for the reduced-area multibias DAC. Area savings for an 8-bit DAC are approximately 75%. The benefits of reduced area will be beneficial for increasing spatial resolution in stimulator devices and, consequently, the effectiveness of visual prostheses. 
